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(57) ABSTRACT 
An image sensor includes pixels formed on a semiconductor 
substrate. Each pixel includes a photoactive region in the 
semiconductor substrate, a sense node, and a power supply 
node. A first electrode is disposed near a surface of the 
semiconductor substrate. A bias signal on the first electrode 
sets a potential in a region of the semiconductor substrate 
between the photoactive region and the sense node. Asecond 
electrode is disposed near the surface of the semiconductor 
substrate. A bias signal on the second electrode sets a 
potential in a region of the semiconductor substrate between 
the photoactive region and the power supply node. The 
image sensor includes a controller that causes bias signals to 
be provided to the electrodes so that photocharges generated 
in the photoactive region are accumulated in the photoactive 
region during a pixel integration period, the accumulated 
photocharges are transferred to the sense node during a 
charge transfer period, and photocharges generated in the 
photoactive region are transferred to the power supply node 
during a third period without passing through the sense 
node. The imager can operate at high shutter speeds with 
simultaneous integration of pixels in the array. High quality 
images can be produced free from motion artifacts. High 
quantum efficiency, good blooming control, low dark cur- 
rent, low noise and low image lag can be obtained. 
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IMAGE SENSOR WITH MOTION ARTIFACT 
SUPRESSION AND ANTI-BLOOMING 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a divisional of U.S. application Ser. 
No. 091479,379, filed Jan. 5, 2000, now U.S. Pat. No. 
6,326,230, which claims the priority of U.S. Provisional 
Application Ser. No. 601115,190, filed Jan. 6, 1999. 
STATEMENT AS TO FEDERALLY-SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
FIELD OF THE INVENTION 
This invention relates to image sensors. 
BACKGROUND 
Image sensors find applications in a wide variety of fields, 
including machine vision, robotics, guidance and naviga- 
tion, automotive applications, and consumer products. Imag- 
ing circuits often include a two-dimensional array of pho- 
tosensors each of which forms one picture element (pixel) of 
the image. Light energy emitted or reflected from an object 
impinges upon the array of photosensors and is converted by 
the photosensors to electrical signals. The individual pho- 
tosensors can be scanned to read out and process the 
electrical signals. 
One class of solid-state image sensors includes an array of 
active pixel sensors (APS).  An APS is a light sensing device 
with sensing circuitry inside each pixel. Each active pixel 
includes a sensing element formed in a semiconductor 
substrate and capable of converting optical signals into 
electronic signals. As photons strike the surface of a pho- 
toactive region of the solid-state image sensors, free charge 
carriers are generated and collected. Once collected, the 
charge carriers, often referred to as a charge packet, are 
transferred to output circuitry for processing. 
An active pixel also includes one or more active transis- 
tors within the pixel itself. The active transistors can amplify 
and buffer the signals generated by the light sensing element. 
Thus, in contrast to charge coupled devices (CCDs) and 
metal oxide semiconductor (MOS) diode arrays, an APS can 
convert the photocharge to an electronic signal prior to 
transferring the signal to a common conductor that conducts 
the signals to an output node. 
APS devices can be fabricated in a manner compatible 
with complementary metal oxide semiconductor (CMOS) 
processes. Compatibility with CMOS processes allows 
many signal processing functions and operation controls to 
be integrated on an APS chip. Use of CMOS circuitry with 
APS devices also reduces the costs of manufacturing. 
CMOS circuitry also allows simple power supplies to be 
used and can result in reduced power consumption. More- 
over, the active pixels of APS devices allow non-destructive 
readout and random access. 
In an exemplary CMOS APS,  charge carriers are collected 
in the photosite via a photogate. The charge packet is stored 
in spatially defined depletion regions of the semiconductor, 
also known as potential wells, in the semiconductor sub- 
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strate beneath the photosite. The charge packet then is 
transferred to an isolated diffusion region via a transfer gate. 
The diffusion region receives the charge from the photogate 
well and sends a corresponding electrical signal to the pixel 
amplifier for further processing. 
The near-surface potential within the semiconductor can 
be controlled by the potential of an electrode near the 
semiconductor surface. If closely-spaced electrodes are at 
different voltages, they will form potential wells of different 
depths. Free positive charges (e.g., holes) move from a 
region of higher potential to a region of lower potential. 
Similarly, free negative charges (e.g., electrons) move from 
the region of lower potential to the region of higher poten- 
tial. 
Typically, a CMOS active pixel array is operated in a 
rolling shutter mode in which each row of the array is 
exposed at different instants of time. The non-simultaneous 
exposure of the pixels can lead to image distortion, for 
example, when there is relative motion between the imager 
and the image that is to be captured. Furthermore, although 
the exposure time generally is defined by the duration for 
which the photogate is turned on, floating diffusion regions 
can continue to collect photocharges even after the photo- 
gate is turned off. Transfer of such unwanted charges into the 
sense node can result in image distortion and excess noise. 
Furthermore, the distortions tend to become more pro- 
nounced as the exposure time is reduced. 
SUMMARY 
An image sensor includes pixels formed on a semicon- 
ductor substrate. Each pixel includes a photoactive region in 
the semiconductor substrate, a sense node, and a power 
supply. A first electrode is disposed near a surface of the 
semiconductor substrate. A bias signal on the first electrode 
sets a potential in a region of the semiconductor substrate 
between the photoactive region and the sense node. Asecond 
electrode is disposed near the surface of the semiconductor 
substrate. A bias signal on the second electrode sets a 
potential in a region of the semiconductor substrate between 
the photoactive region and the power supply node. The 
image sensor includes a controller that causes bias signals to 
be provided to the electrodes so that photocharges generated 
in the photoactive region are accumulated in the photoactive 
region during a pixel integration period, the accumulated 
photocharges are transferred to the sense node during a 
charge transfer period, and additional photocharges gener- 
ated in the photoactive region are transferred to the power 
supply node during a third period without passing through 
the sense node. 
According to another aspect, an image sensor includes an 
array of pixels formed in a semiconductor substrate. Each 
pixel includes a photoactive region in the semiconductor 
substrate, a sense node, a power supply node, and first and 
second transfer gates disposed in proximity to the surface of 
the semiconductor substrate. The image sensor also includes 
a controller that causes bias signals to be provided to the 
electrodes to operate the pixels in one of at least three 
modes. In a first mode, photocharges generated in the 
photoactive region of a pixel are accumulated in the pixel’s 
photoactive region. In a second mode, the accumulated 
photocharges are transferred to the pixel’s sense node via the 
pixel’s first transfer gate. In a third mode, photocharges 
generated in the pixel’s photoactive region are transferred to 
the pixel’s power supply node via the pixel’s second transfer 
gate without passing through the pixel’s sense node. 
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In another aspect, a method of operating a photosensitive FIG. 2Aillustrates a schematic cross-section and potential 
pixel includes biasing first and second transfer gates dis- well diagram of a photogate-type active pixel sensor accord- 
posed in a vicinity of a photoactive region of a semicon- ing to the invention. 
ductor substrate to accumulate photocharges in the photo- FIG. 2B illustrates an exemplary layout of the pixel in 
active region during a pixel integration period. The first and s FIG. 2A. 
second transfer gates are biased to transfer the accumulated FIGS. 3A, 3B and 3C illustrate schematic cross-sections 
photocharges to a sense node via a region of the semicon- and potential well diagrams during operation of the photo- 
ductor substrate disposed below the first transfer gate. Sub- gate-type pixel according to the invention. 
sequently, the first and second transfer gates are biased to FIG. 3D is a timing diagram of various control signals 
transfer additional photocharges in the photoactive region to i o  associated with FIGS. 3A, 3B and 3C. 
a power supply node via a region of the semi-conductor FIG. 4 is a table listing design specifications and test 
substrate disposed below the second transfer gate without results of an exemplary snapshot APS according to the 
passing through the sense node. invention. 
In some implementations, one or more of the following FIG. 5Aillustrates a schematic cross-section and potential 
features may be present. During the pixel integration period, is well diagram of a photodiode-type active pixel sensor 
the second transfer gate can be biased with a voltage higher according to the invention. 
than a bias voltage on the first transfer gate. For example, the FIG. 5B illustrates an exemplary layout of the pixel in 
second gate can be biased to provide an anti-blooming FIG. 5A. 
function, in other words, to allow excess photocharges in the FIGS. 6A, 6B and 6C illustrate schematic cross-sections 
photoactive region to be transferred to the power supply 20 and potential well diagrams during operation of the photo- 
node via the region of the semiconductor substrate below the diode-type pixel according to the invention. 
second transfer gate during the integration period. FIG. 6D is a timing diagram of various control signals 
To transfer the accumulated photocharges to the sense associated with FIGS. 6A, 6B and 6C. 
node, a bias voltage on a photogate above the photoactive 
region may be lowered. To transfer photocharges in the zs 
photoactive region to the power supply node via the second 
transfer gate prior to commencing a subsequent pixel inte- 
gration period, the second transfer gate can be biased with FIG. 1 shows an exemplary imager 10 implemented as a 
a voltage higher than that of the first transfer gate. CMOS active pixel sensor integrated circuit chip. The 
Preferably, the first and second transfer gates are biased to 30 imager 10 includes an array 30 of active pixel sensors and 
transfer the additional photocharges in the photoactive a controller 32 that provides timing and control signals to 
region to the power supply node prior to commencing a enable reading out of signals stored in the pixels. The array 
subsequent pixel integration period. 30 can be read out a row at a time using a parallel column 
The integration period of the pixels can take place at readout architecture. The controller 32 selects a particular 
substantially the same time to achieve snap-shot imaging. 3s row of pixels in the array 30 by controlling the operation of 
Similarly, photocharges stored by the pixels in an array can a vertical addressing circuit 34 and row drivers 40. Signals 
be transferred to respective sense nodes at substantially the stored in the selected row of pixels are read out to circuitry 
same time. An imager with multiple pixels can include, for 42 for amplifying the pixel signals and for converting the 
example, photogate-type pixels and/or photodiode-type pix- analog signals to corresponding digital signals. Signals for 
els. Each pixel can include a reset gate to allow the pixel to 40 selecting the digital signals corresponding to a particular 
be reset. Active pixels or passive pixels can be used. column in the array are provided from the controller 32 
Some implementations include one or more of the fol- through a horizontal addressing circuit 44. 
lowing advantages. High quality imaging can be obtained As shown in FIGS. 2A and 2B, an exemplary pixel 50 in 
can operate at high shutter speeds with simultaneous inte- 4s illustrated embodiment, has a photogate 52 with a floating 
gration of pixels in the array. The sense node, separated from doped output region 54 separated by a first transfer gate 
the photoactive region by the first transfer gate, can serve as electrode 56. The photogate 52 is controlled by a signal 
a frame buffer to allow photocharges to be integrated in the (PG). When PG is a digital high signal, charge (a,) that is 
photoactive region independently of the frame readout time. generated as a result of light impinging on the photosensitive 
In other words, the exposure time can be independent of the so element can be accumulated in a photoactive region 60 
readout time. Pulsing the second transfer gate after the below the photogate 52. The pixel 50 also includes a second 
photocharges have been transferred to the sense nodes can transfer gate electrode 62 also located adjacent the photo- 
thereby providing both blooming control and isolation of the gates 56,62 determine whether charge generated beneath the 
sense node. Imager chips that operate at high shutter speeds ss photogate 52 accumulates in the region 60 or is transferred 
to produce high quality images free from motion artifacts either to the floating doped output region 54 or to a doped 
can be fabricated. High quantum efficiency, good blooming region 64 electrically coupled to a power supply voltage 
control, low dark current, low noise and low image lag can (vDD). 
be obtained. A signal (TX2) that is applied to the second transfer gate 
Other features and advantages will be apparent from the 60 62 controls the transfer of charge from the photoactive 
following detailed description, the accompanying drawings region 60 to the power supply node 64. 
and the claims. A signal (TX) that is applied to the first transfer gate 56 
controls the transfer of charge from the photoactive region 
60 to the floating doped output region 54 that serves as a 
65 charge sense node. The signal from the floating doped output 
region 54 is buffered by a source-follower transistor M, and 
a pixel selection switch that can be implemented, for 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
from an electronically shuttered CMOS imager. The imager the array 30 includes a photo-sensitive element, which in the 
help ensure that subsequent charges are drained away, gate. The respective states of the first and second transfer 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of an exemplary CMOS active 
pixel sensor chip. 
US 7,002,626 B2 
5 
example, as a transistor Msel. A signal (ROW) is applied to 
the gate of the pixel selection switch Msel to enable the pixel 
to be read out to the readout circuit 42 (FIG. 1). The output 
signal from a pixel in a particular row is read out via a 
conductor 72 that is common to all pixels in a particular 
column. The signal appearing on the conductor 72 is indi- 
cated by COL. 
The pixel 50 also includes a reset gate 74 controlled by a 
signal (RST). When the sense node 54 of the pixel 50 is 
reset, charge in the sense node is drained to a doped region 
58 that is electrically coupled to the power supply voltage 
VDD. 
The pixel 50 includes a metal shield 70 that covers the 
sense node 54. The shield 70 also may cover other active 
circuitry in the pixel other than the photoactive region(s). 
The shield 70 helps prevent stray light from being sensed 
and collected by the sense node 54. 
The imager 10  can be fabricated, for example, using a 
single polysilicon standard CMOS process. In that case, 
doped diffusion regions 66, 68 generally will be present 
between the photogate 52 and the transfer gates 56, 62. 
However, if a double polysilicon process is used, the doped 
diffusion regions 66, 68 preferably are omitted. 
Operation of the imager 10  having an array of pixels like 
the photogate-type pixel 50 is explained with reference to 
FIGS. 3A, 3B, 3C and 3D. In general, the signals TX, TX2 
and PG are common to all the pixels in the array 30. Thus, 
the integration period for all the pixels in the array occurs at 
substantially the same time to allow snap-shot operation of 
the imager 10. The reset and pixel selection signals (RST, 
ROW) are common to the pixels in a particular row of the 
array 30. In other words, each row of pixels is provided with 
its own reset and row selection signals. For the purposes of 
illustration, it is assumed that there are N rows of pixels in 
the array 30 and that the rows are read out sequentially in the 
following order: Row(l), . . . Row($ Row(i+l), . . . Row@, 
. . . Row(N). As explained below, the controller 32 controls 
the signals PG, TX, TX2, RST and ROW to allow the 
following operations to be performed: setting pixel integra- 
tion periods, transferring the integrated signals to the sense 
nodes 54, and double sampling of pixel outputs. The addi- 
tion of the second transfer gate 62 together with the various 
control signals allows the imager 10  to be operated in an 
electronically-shuttered snap-shot mode. Distortions that 
might otherwise result from motion artifacts can be reduced 
or eliminated. Also, removal of overflow charge is facilitated 
to provide blooming control. 
In general, the controller 32 provides timing and control 
signals so that the integration period for a new image frame 
can occur while a previous image frame is being read out 
from the sensing nodes 54. Once all pixels 50 from the 
previous frame have been read out, the sense nodes 54 in the 
pixels are reset, and the integrated signals for the new frame 
can be transferred to the sense nodes. The new frame can 
subsequently be read out as well. 
As can be seen in FIG. 3D, the pixel selection switches 
Msel are selectively pulsed with respective signals (ROW) so 
that a previously-stored frame of an image is read out one 
row at a time. For example, at a time t=tl, row(i) of the array 
30 is pulsed to allow signals stored in the sense node 54 of 
each pixel 50 in that row to be read out to an associated 
column line 72. After sampling the signals stored by the 
sense nodes 54 in a particular row of pixels, the sense node 
in each pixel in that row are reset using the RST signal. The 
reset value of the pixel is then sampled. Thus, each pixel 50 
can be double sampled to allow the readout circuit 42 to 
provide differential outputs. 
6 
As further shown in FIG. 3D, initially the signal PG 
controlling the photogate 52 is a digital low signal. To help 
ensure that the pixels 50 in the array 30 do not integrate 
charge that may be generated in the photoactive regions 60 
s beneath the respective photogates during that period, the 
signal TX2 applied to the respective transfer gates 62 is 
biased at a digital high voltage level as shown in FIG. 3A. 
That allows charge that may be generated in the photoactive 
region 60 to be drained off to the power supply node 64 as 
i o  a result of the relative potential wells formed beneath the 
photogate 52 and the transfer gate 62. To prevent any charge 
from flowing into the sense nodes 54, the signal TX applied 
to the respective transfer gates 56 is biased at a digital low 
voltage level. In the illustrated example, signals from a 
is previously-stored frame are read out from the pixels in rows 
(i) and (i+l) during the non-integration period. 
At some later time (somewhat before t=t2 in FIG. 3D), the 
controller 32 causes the signal PG applied to the photogates 
52 of all the pixels 50 to go high. As illustrated in FIG. 3B, 
20 that allows each pixel 50 to integrate charge generated in the 
photoactive region 60. The integration period for all pixels 
50 in the array 30 can occur at substantially the same time. 
During the integration period, charge carriers that are gen- 
erated in the photoactive region 60 are stored in the photo- 
2s active region 60 by the spatially defined potential well in the 
semiconductor substrate beneath the photogate 52. 
The voltage TX2 on the transfer gate 62 can be made 
sufficiently high to allow the transfer gate to provide bloom- 
ing control. Thus, the transfer gates 56 and 62 are biased so 
30 that TX2>TX. If the light signal impinging on the pixel 50 
exceeds the storage capacity of the potential well formed 
under the photogate 52, excess charges are transferred from 
the region 60 to the power supply node 64. As shown in FIG. 
3D, signals from the previously-stored frame are sampled 
3s from pixels in row('j) through row(N) and are read out during 
the integration period for the next frame. 
Toward the end of the integration period for the next 
frame, the sense node 54 in each of the pixels 50 in the array 
30 is reset in preparation for reading out the next frame, as 
40 indicated by FIG. 3D. When a sense node 54 is reset, charge 
that is stored by the sense node is transferred to the power 
supply node 58. Resetting the sense nodes 54 can help 
remove residual signal and/or dark current from the pixels. 
To transfer a signal (Q,,) from the region 60 beneath the 
photogate 52 to the corresponding sense node 54, the 
controller 32 causes the signal TX2 applied to the second 
transfer gate 62 to go low and the signal TX applied to the 
first transfer gate 56 to go high. The controller 32 then 
causes the signal PG applied to the photogate 52 to go low. 
As illustrated by FIG. 3C, charge stored in the region 60 of 
the pixel 50 is transferred to the sense node 54 and simul- 
taneously is prevented from flowing to the voltage supply 
node 64. 
While charge is being transferred from the photogate cells 
to the sense nodes 54, the pixels 50 should not be read out. 
However, after completion of the transfer, in other words, 
once the signal TX on the transfer gate 56 goes low and the 
signal TX2 on the transfer gate TX2 goes high, the output 
6o signals from the pixels 50 can be read out as describe above. 
Exemplary values of high bias levels for the signals PG, 
TX and TX2 are 3.3 volts (V), 1.2 V and 1.2 V, respectively. 
Similarly, exemplary values of low bias levels for the signals 
PG, TX and TX2 are 0.5 V, 0.8 V and 0.8 V, respectively. 
Imager chips that operate at high shutter speeds to pro- 
duce high quality images free from motion artifacts can be 
fabricated. The imager chip can achieve high quantum 
4s 
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efficiency (QE), good blooming control, low dark current, As previously described with respect to the photogate 
low noise and low image lag. implementation, the controller 32 provides timing and con- 
FIG. 4 is a table listing various design specifications and trol signals to the photodiode-type pixels 80 so that the 
test results for one exemplary embodiment of a photogate- integration period for a new image frame can occur while a 
type active pixel sensor using including a second transfer 5 previous image frame is being read out from the sensing 
gate as described above. The various specifications and test nodes 154. Once the pixel signals for the previous frame 
results are exemplary only and other specifications and have been read out, the sense nodes are reset, and the 
results are within the scope of the invention. integrated signals for the new frame can be transferred to the 
For example, instead of using photogate-type pixels as sense nodes. The new frame can subsequently be read out as 
described above, photodiode-type pixels, such as the pixel lo well. 
80, can be used, as shown in FIGS. 5A and 5B. The Pixel 80 As can be seen in FIG. 6D, the pixel selection switches 
includes a Photodiode as the Photo-sensitive element. In Msel are selectively pulsed with respective signals (ROW) so 
Particular, the Pixel 80 has a doped region 120 that Serves as that a previously-stored frame of an image is read out one 
the Photoactive region in which a light signal can be row at a time. For example, at a time t=tl, row(i) of the array 
converted into electrical charge. The pixel 80 also includes 30 is pulsed to allow signals stored in the Sense node 154 of 
electrodes 156,162 that form first and second transfer gates each pixel 80 in that row to be read out to an associated 
156, 162 in Proximity to the surface of regions of the column line 172. After sampling the signals stored by the 
semiconductor substrate adjacent the Photoactive region sense nodes 154 in a particular row of pixels, the sense node 
from a floating doped output region 154. The bias voltages 2o The reset value of the pixel is then sampled. Thus, each pixel 
on the first and second transfer gates 156, 162 determine 80 can be double sampled to allow the readout circuit 42 to 
whether charge generated in the photoactive region 120 is provide differential outputs, 
stored in that region or is transferred either to the floating As further shown in FIG, 6D, during the non-integration 
doped Output region 154 Or to a doped region 164 25 period (e.g., at t=tl), the voltage signal on the first transfer 
gate 156 is biased low, and the voltage signal on the second cally coupled to a power supply voltage (VDD). 
Asignal (m) that is applied to the second transfer gate transfer gate 162 is biased high. As illustrated in FIG. 6A, 
162 controls the transfer of charge from the Photodiode 120 the relative bias levels on the transfer gates 156, 162 are 
to the power supply node 164. selected so that any charge generated in the photoactive 
A signal (TX) that is applied to the first transfer gate 156 3o region 120 is drained off to the power supply node 164. In 
controls the transfer of charge from the photodiode 120 to the illustrated example, signals from a previously-stored 
the floating doped output region 154 that serves as the frame are read out from the pixels in rows (i) and (i+l) 
charge sense node. As in the photogate implementation during the non-integration period. 
Previously described, the signal from the floating doped At some later time (somewhat before t=t2 in FIG. 5D), the 
output region 154 is buffered by a source-follower transistor 35 controller 32 the signal T X ~  applied to the second 
Mifi  and a Pixel selection switch that can be implemented, for transfer gate 162 to go low. The bias on the first transfer gate 
example, as a transistor Msei. Asignal (ROW) is applied to 156 remains low. As illustrated in FIG. 5B, that allows each 
the gate Of the Pixel a pixel 80 to integrate charge generated in its photoactive 
particular row of pixels to be read out to the readout circuit region 120, Thus, charge carriers that are generated in the 
42 l ) .  The Output from a Pixel in a Particular 40 photoactive region 120 are stored there as a result of the 
row is read out via a column line 172. spatially defined potential wells in the semiconductor sub- 
The pixel 80 also includes a reset gate 174 controlled by strate. As previously noted, the integration period for all 
a signal (RST). When the Sense node 154 is reset, charge in pixels 80 in the array 30 occurs at substantially the same 
the sense node is drained to a doped region 158 that is time. The voltage TX2 on the transfer gate 162 can be made 
electrically coupled to the power supply voltage VDD. 45 sufficiently high to allow the transfer gate 162 to provide an 
The pixel 80 includes a metal shield 170 that covers the anti-blooming function. As shown in FIG. 6B, preferably the 
sense node 154. The metal shield 170 also may cover other transfer gates 156 and 162 are biased with TX2 slightly 
active regions of the pixel other than the photoactive region higher than TX. If the light signal impinging on the pixel 80 
(s). The shield 170 helps prevent stray light from being exceeds the storage capacity of the photodiode, overflow 
sensed by the sense node 154. so charges are transferred from the photoactive region 120 to 
Operation of the photodiode-type pixel 80 is described the Power Supply node 164. As shown in FIG. 6D, signals 
with reference to FIGS. 6A, 6B, 6C and 6D. In general, the from the Previo~slY-stored frame are sampled from Pixels in 
signals TX and TX2 are common to all the pixels in the array row61 through row@) and are read out during the integra- 
30. The signal TX2 on the second transfer gate 162 is used tion Period for the next frame. 
to control the pixel integration period. As in the photogate ss Toward the end of the integration period for the next 
implementation, the integration period for all the pixels in frame, the sense node 154 of each pixel 80 in the array 30 
the array occurs at substantially the same time to allow is reset in preparation for reading out the next frame, as 
snap-shot operation of the imager 10. The reset and pixel indicated by FIG. 6D. When a sense node 154 is reset, 
selection signals (RST, ROW) are common to the pixels in charge that is stored by the sense node is transferred to the 
a particular row of the array 30. The controller 32 controls 60 power supply node 158. Resetting the sense nodes can help 
the signals TX, TX2, RST and ROW to allow the following remove residual signals and/or dark current from the pixels. 
operations to be performed: setting pixel integration periods, To transfer signals from the photoactive region 120 to the 
transferring the integrated signals to the sense nodes 154, corresponding sense node 154, the controller 32 causes the 
and double sampling of pixel outputs. The addition of the signal TX applied to the first transfer gate 156 to go high. 
second transfer gate 162 together with the various control 65 The bias applied to the second transfer gate 162 remains low. 
signals allows the imager 10 to be operated in an electroni- As illustrated by FIG. 6C, charge stored in the photoactive 
cally-shuttered snap-shot mode. region 120 of each pixel 80 is transferred to the associated 
120. The first transfer gate 156 separates the photodiode 120 154 of each pixel in that row is reset using the RST signal, 
switch Msei to 
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sense node 154 and simultaneously is prevented from flow- so that excess photocharges generated in the photoactive 
ing to the power supply node 164. region are transferred to the power supply node during the 
While charge is being transferred from the photoactive pixel integration period. 
regions 120 to the sense nodes 154, the pixels 80 should not 4. The image sensor of claim 1 wherein the plurality of 
be read out. However, after completion of the transfer, in s pixels include photogate-type pixels. 
other words, once the signal TX on the first transfer gate 156 5. The image sensor of claim 1 wherein the plurality of 
goes low, the output signals from the pixels 80 can be read pixels include photodiode-type pixels. 
out as describe above. 6. The image sensor of claim 1 wherein each pixel further 
Exemplary values of high bias levels for TX and TX2 are includes a reset gate, wherein, during operation, the con- 
1.5 v and 1.5 v, respectively. Similarly, exemplary values of 10 troller provides a bias signal to the reset gate to cause charge 
low bias levels for TX and TX2 are 0 v and 0.5 v, in the pixel’s sense node to be transferred to a power supply 
respectively. node. 
Using the foregoing techniques, high quality imaging can 7. The image sensor of claim 1 the pixels are active pixels. 
be obtained from an electronically shuttered CMOS imager. 8, The image of claim 1 wherein each pixel 
The imager can operate at high shutter speeds with simul- 15 includes an amplifier and a pixel selection switch, 
taneous integration of pixels in the array. Furthermore, the 9, ~n image 
polysilicon standard CMOS fabrication processes. 
lowing claims. 
comprising: 
imager can be imp1emented, for sing1e- an array of pixels on a semiconductor substrate, wherein 
each pixel includes: 
a photoactive region in the semiconductor substrate; 
a power supply node; and 
first and second transfer gates disposed in proximity to 
the surface of the semiconductor substrate; and 
a controller that, during operation, causes bias signals to 
be provided to the electrodes to operate the pixels in at 
least three modes including a first mode in which 
photocharges generated in the photoactive region of a 
pixel are accumulated in the pixel’s photoactive region, 
are transferred to the pixel’s sense node via the pixel’s 
first transfer gate, and a third mode in which additional 
photocharges generated in the pixel’s photoactive 
region are transferred to the pixel’s power supply node 
via the second transfer gate without passing 
through the pixel’s sense node, wherein the transfer of 
the accumulated photocharges to the sense node is 
achieved by raising a bias voltage on the first transfer 
gate and lowering a bias voltage on the second transfer 
gate. 
Other implementations are within the scope of the fol- 
What is claimed is: 
1. An image sensor comprising: 
a plurality of pixels on a semiconductor substrate, 
wherein each pixel includes: 
a photoactive region in the semiconductor substrate; 
a sense node; 
a first electrode disposed near a surface of the semi- 
conductor substrate, wherein, during operation, a 
bias signal on the first electrode sets a potential in a 
photoactive region and the sense node; 
2o a sense node; 
25 
region of the semiconductor substrate between the 30 a second mode in which the photocharges 
a power supply node; and 
a second electrode disposed near the surface of the 
semiconductor substrate, wherein, during operation, 
a bias signal on the second electrode sets a potential 35 
in a region of the semiconductor substrate between 
the photoactive region and the power supply node; 
and 
a controller that, during operation, causes bias signals to 
be provided to the electrodes so that photocharges 40 
the photoactive region during a pixel integration 
to the node during a charge transfer period, and 
additional photocharges generated in the photoactive 45 ‘Ode. 
a third period without passing through the node, 
to the sense node is achieved by raising a bias voltage 
on the first electrode and lowering a bias voltage on the SO 
second electrode. 
generated in the photoactive region are accumulated in 
period, the accumulated photo-charges are transferred ‘Ow switch that is selectively by the 
lo. The image Of wherein each pixel is 
identified by a row and column in the array and includes a 
controller to read out a signal stored by the pixel’s sense 
region are transferred to the power supply node during 
wherein the transfer of the accumulated photocharges 
ll. The image Of lo wherein, during Opera- 
One row Of pixels at 
tion, the controller controls the row selection switches to 
a time. 
12. The image Sensor of claim 9 in which each Pixel is 
operated in the first mode at substantially the same time. 
13. The image sensor of claim 12 in which each pixel is 
operated in the second mode at substantially the same time. 
read Out the rows Of pixels 
2. The image sensor of claim 1 wherein the integration 
3. The image sensor of claim 1 wherein, during operation, 
period of the pixels occurs at substantially the Same time. 
the controller provides a bias signal to the second electrode * * * * *  
